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Abstract
This paper presents an extensive characterization and modeling of a commercial 28-nm FDSOI CMOS process
operating down to cryogenic temperatures. The important cryogenic phenomena influencing this technology
are discussed. The low-temperature transfer characteristics including body-biasing are modeled over a wide
temperature range (room temperature down to 4.2 K) using the design-oriented simplified-EKV model. The
trends of the free-carrier mobilities versus temperature in long and short-narrow devices are extracted from
dc measurements down to 1.4 K and 4.2 K respectively, using a recently-proposed method based on the output
conductance. A cryogenic-temperature-induced mobility degradation is observed on long pMOS, leading to a
maximum hole mobility around 77 K. This work sets the stage for preparing industrial design kits with physics-
based cryogenic compact models, a prerequisite for the successful co-integration of FDSOI CMOS circuits with
silicon qubits operating at deep-cryogenic temperatures.
Keywords: 28 nm FDSOI, characterization, cryogenic CMOS, cryogenic MOSFET, double-gate, low
temperature, mobility, modeling, 4.2 K
1. Introduction
The birth of CMOS-compatible qubits in silicon [1, 2, 3, 4] has rebooted the interest in cryogenic CMOS
electronics for computing applications. Since the 1970s, MOSFET devices have been under investigation at
cryogenic temperatures for use in custom applications, such as low-noise scientific equipment, spacecraft, power
conversion etc. [5, 6, 7, 8, 9]. However, despite its many benefits for reaching high-performance and low-power
computing [10], cryogenic cooling did not stay into practice for computing, abandoning the trend set by the
ETA-10 liquid-nitrogen-cooled supercomputer [11].
Nowadays, co-integrating qubits and CMOS circuits on the same substrate can greatly aid the development
of scalable quantum computers featuring massive parallelism and error correction[12, 13, 14]. In this context, a
silicon-on-insulator (SOI) platform is particularly attractive since the back gate provides additional control over
the electron-spin qubit, trapped under the front gate of a SOI (nanowire) MOSFET[12, 15, 16]. To integrate
the control circuits with quantum devices working at deep-cryogenic temperatures, regular SOI MOSFETs need
to demonstrate reliable digital, analog and RF functionalities at such low temperatures. Using SOI cryogenic
control electronics, the back gate can prove a useful tool to control the threshold voltage and hence the power
consumption in circuits integrated close to the qubits [17], benefiting qubit coherence time by lowering generated
noise. The main focus is on advanced ultra-thin body fully-depleted SOI (FDSOI) technology, e.g., the 28-nm
node, to enable ultimate scalability of the resulting hybrid quantum-classical system [16, 18].
The 28-nm node, presently considered the ideal node for analog and RF applications at room temper-
ature [19], has recently been tested for digital and analog functionality down to liquid-helium temperature
(4.2 K) [17], and millikelvin temperature (20 mK) [20]. The improvement in RF characteristics has been ver-
ified down to liquid-nitrogen temperature (77 K) [21]. In addition to device characterization, it is mandatory
that industry-standard compact models [22, 23, 24] become compatible with cryogenic temperatures, to achieve
optimal cryogenic CMOS designs controlling a large number of qubits. To date, important temperature-related
phenomena have been included only by fitting the characteristics using the existing temperature-scaling laws
available in industry-standard compact MOS transistor models dedicated to room-temperature operation, i.e.,
for bulk [25] and double-gate MOSFET [26]. However, this approach cannot provide a physically-sound basis
to further develop compact models targeting reliable CMOS designs at cryogenic temperatures. Recently, an
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Figure 1: Transfer and output characteristics measured in wide-long nMOS and pMOS devices (W/L = 1µm/1µm) of a 28-nm
FDSOI CMOS technology at zero back-gate voltage. The linear and saturation transfer characteristics are presented down to 4.2 K
(red: 300 K, brown: 210 K, orange: 160 K, light green: 110 K, dark green: 77 K, purple: 36 K, light blue: 10 K, and dark blue:
4.2 K). In subfigures a, b, and e the curves at 10 K and 4.2 K lie almost on top of each other. The output characteristics (c and f)
are presented down to 1.4 K (black: 1.4 K). At VGS = 1 V, the saturation current decreases with decreasing temperature for pMOS,
while it increases for nMOS. This hints on a cryogenic-temperature-induced mobility degradation in long pMOS devices, as will
be demonstrated in Sec. 3.2. The temperature dependencies of the free-carrier mobilities can be extracted from c) and f) knowing
that the mobility is proportional to the derivative of the output conductance at small VDS (see Sec. 3.2).
analytical model for bulk cryogenic MOSFET operation [27] has been proposed, which has been developed start-
ing from the Poisson equation at cryogenic temperatures, validating the Boltzmann statistics and taking into
account the temperature dependencies of dopant freeze-out, bandgap widening and the Fermi-Dirac occupation
of interface charge traps. This model provides the necessary analytical physics-based expressions for compact
modeling purposes at cryogenic temperatures. Furthermore, a body-partitioning technique has been developed
which can be used to calculate the extension of the ionized layer of dopants under the gate by field-assisted
ionization when the substrate is initially frozen-out at cryogenic temperatures [28]. From this method, it can be
expected that the low-doped thin film of silicon in a FDSOI MOSFET can be completely ionized at cryogenic
temperature depending on the relative bias points of the front and back gates.
In this work, as an initial investigation prior to further physical and compact modeling, we perform a
cryogenic characterization and semi-empirical modeling of a commercial ultra-thin-body 28-nm FDSOI CMOS
technology at temperatures down to 4.2 K, similar to earlier work on a commercial 28-nm bulk CMOS technol-
ogy [29]. The low-temperature dc measurements (transfer and output characteristics) and the characterization
down to 4.2 K are presented in Sec. 2 and 3, respectively. In Sec. 2.2, we qualitatively explain the influence of
cryogenic temperatures on the electrical behavior of this technology, with a main focus on incomplete ionization
(freeze-out) and interface charge traps. The free-carrier mobility trends versus temperature are obtained from
the recently-proposed gds-function method [30], which is derived here for FDSOI technologies (Sec. 3.2). This
method allows to extract the mobility from dc transfer or output measurements. In Sec. 4, we illustrate how
the drastic temperature reduction, the incomplete ionization, and the interface charge traps can be accounted
for in circuit device-models, taking as an example the simplified-EKV model, a simple design-oriented model
using only four parameters for short-channel devices.
2. Low-Temperature Measurements
Transfer characteristics in linear (|VDS|= 50 mV) and saturation (|VDS|= 0.9 V) were measured on various
devices of a 28-nm FDSOI CMOS process from room temperature down to 4.2 K, including changes in the body
bias [17]. Intermediate temperature steps were taken at 10, 36, 77, 110, 160, and 210 K, and the back-gate
voltage (Vback) was ramped from −0.9 V to 0.9 V. Output characteristics were measured at zero Vback using
the same temperature steps, and additionally at 1.4 K for some devices. Figures (1), (2), and (3) show these
measurements for large (Fig. 1), narrow (Fig. 2), and small (Fig. 3) nMOS and pMOS devices.
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Figure 2: a)-b) Transfer characteristics measured in a narrow-short (W/L =210 nm/28 nm) nMOS device down to 4.2 K at zero
back-gate voltage, c) Output characteristics measured in a narrow-long (W/L =210 nm/1µm) nMOS device down to 1.4 K, d)-
e) Transfer characteristics measured on narrow-short pMOS (W/L =300 nm/28 nm) down to 4.2 K at zero back-gate voltage, f)
Output characteristics measured in a narrow-long pMOS (W/L =300 nm/1µm) down to 1.4 K, The color scheme for the intermediate
temperatures is the same as in Fig. 1.
2.1. Discussion
A clear improvement in the subthreshold swing and transconductance is evident for the wide-long nMOS
and pMOS devices in Fig. 1. However, it should be noted that the improvement is minimal between 10 K
and 4.2 K with curves lying almost on top of each other. The on-state current increases with decreasing
temperature in long nMOS, but decreases in long pMOS, as highlighted by the opposite temperature trends
in the output characteristics in Figs.1-c and 1-f. This will be explained by a cryogenic-temperature-induced
mobility degradation in pMOS in Sec. 3.2. The fact that the initial slope of the output characteristics in the
linear regime (small VDS) changes with temperature can be used to extract the mobility trend versus temperature
down to 1.4 K, according to the gds-function method described in Sec.3.2. Figure 2 shows similar temperature-
dependent dc characteristics for narrow-short and narrow-long devices. However, conductance oscillations are
observed on a narrow-short pMOS (Fig. 2-d) in the deep-cryogenic range starting from 36 K. These oscillations
have been attributed to the presence of dopants diffused from source and drain into the channel [17]. It can be
noted that the oscillations becomes less pronounced with increasing temperature, gradually disappearing at 77 K
and 110 K (green curves). In Fig. 2 (linear scale) at high gate voltages an impact of access resistance or mobility
degradation due to the vertical field is noticeable on narrow-short nMOS in the linear regime. In Fig.3, for wide-
short pMOS, conductance oscillations are also observed. In the output characteristics (Fig. 3-c and 3-f) a drain-
induced-barrier-lowering is present at all temperatures, which is roughly temperature dependent. No kink effect
is observed in this advanced fully-depleted technology. Since the output conductance in saturation is almost
constant with temperature, the intrinsic gain versus temperature will follow the increase in transconductance
with decreasing temperature.
2.2. Low-Temperature Phenomena
Important cryogenic phenomena influencing double-gate MOSFET performance have been extensively re-
viewed by Balestra and Ghibaudo [31, 32, 7], and Claeys and Simoen[8]. These phenomena, also present at
room temperature but to a lower degree, include interface traps, dopant incomplete ionization, field-assisted ion-
ization, mobility temperature-trend, bandgap temperature-trend, exponential temperature dependency of the
intrinsic carrier concentration, and quantum effects. It should be noted that the kink effect in the output char-
acteristics, prominently present in older technologies at cryogenic temperatures [33], has not been observed in
this fully-depleted technology below the used supply voltage. Below follows a brief description of the phenomena
which can impact a fully-depleted FDSOI technology, and how to model them:
• Incomplete ionization or substrate freeze-out In a MOSFET in thermal equilibrium (no voltage applied)
dopant atoms will become deionized at a sufficiently low (cryogenic) temperature depending on the doping
concentration in the range 1012 to 1018 cm−3 [34, 35, 36, 37]. An overview of the freeze-out critical
temperatures for each doping concentration in this range in silicon can be found in [28]. At higher doping
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Figure 3: a)-b) Transfer characteristics measured in a wide-short (W/L =1µm/28 nm) nMOS device down to 4.2 K at zero back-
gate voltage, c) Output characteristics measured in a small nMOS device with W/L =80 nm/46 nm down to 1.4 K at two different
gate voltages, d)-e) Transfer characteristics measured in a wide-short pMOS (W/L =1µm/28 nm) down to 4.2 K at zero back-gate
voltage, f) Output characteristics measured in a small pMOS (W/L =80 nm/46 nm) down to 1.4 K at zero back-gate voltage. The
color scheme for the intermediate temperatures is the same as in Fig. 1.
concentrations, e.g., in the source and drain contacts, no freeze-out happens due to the formation of
impurity bands which overlap with the conduction or valence band edges [38]. Therefore, freeze-out does
not influence the access resistance improvement at cryogenic temperatures [39]. For a p-type silicon body,
an acceptor dopant atom will be ionized from a theoretical viewpoint when the acceptor energy EA is
occupied by an electron. Therefore, the ionized dopant concentration, N−A , is given by
N−A = NAf(EA) =
NA
1 + gAe
EA−EF,n
kT
=
NA
1 + gAe
ψA−(ψ−Vch)
UT
, (1)
where f(EA) is the ionization probability given by a Fermi-Dirac distribution function, and the electron
quasi-Fermi-level is EF,n = EF − qVch with Vch the channel voltage. The RHS of (1) is convenient for
direct inclusion in the Poisson-Boltzmann equation [27].
In FDSOI, the doping concentration is rather low (≈ 1015 cm−3) compared to the inversion charge density.
However, as illustrated in Fig. 4-a, in the flatband condition and at 4.2 K, approximately all dopants will
be frozen-out, independent of the doping concentration in the range (1012 − 1018 cm−3). The calculated
EF -position at 4.2 K lies under EA, leading to freeze-out or f(EA)  1 (Fig. 4-b). Nonetheless, the
front-gate voltage will ionize the impurities under the surface of the front-gate, when EA bends under EF
near the surface of the front-gate. In the subthreshold region, when EF ≈ Ec − 3UT , complete ionization
can be assumed under the front gate. This transition from freeze-out to complete ionization due to the
applied field can lead to a kink in early depletion [27]. Note that depending on the band bending at the
front and back gates in a certain mode of operation, it is possible that the dopants under the front gate
are completely ionized but frozen-out under the back gate or vice versa. A complete comprehension of
the field-assisted ionization effect on the mobile charge density in FDSOI below inversion and including
body bias, would require a more in-depth physical analysis.
• Temperature-dependent occupation of interface charge traps[41, 42] Interface traps need to be included
for both the front and the back gate, as illustrated in Fig. 4-b. This adds two additional Fermi-Dirac
temperature dependencies f(Et,j) (with Et,j a trap energy-level at position j in the bandgap), apart from
the ionization probability f(EA). The interface traps can be modeled as a discrete summation of traps,
as explained in [43, 44, 45]. The temperature-dependent occupation of interface traps is important for
a correct derivation of the subthreshold-swing formula, leading to hyperbolic temperature dependency of
the slope factor (ignoring coupling effects between front and back gates), which will be discussed in more
detail in Sec. 3.
• Bandgap widening The total change of the silicon bandgap from room temperature down to 4.2 K is
approximately 1.12 to 1.16 eV, widening with decreasing temperatures [40]. The temperature dependence
in the cryogenic regime (< 100 K) is almost constant, as illustrated in Fig. 4-a.
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Figure 4: a) Simulated position of the Fermi-level (red) in n- and p-type doped silicon as a function of temperature and doping
concentration. At 4.2 K, the silicon is frozen-out for all doping concentrations in the range (1012 - 1018 cm−3) since EF > ED or
EF < EA, and f(ED) and f(EA) are close to step functions. The temperature dependency of the bandgap from Varshni [40]
is used, b) Illustration of freeze-out and interface charge traps in the thin silicon film of a FDSOI MOSFET with a p-type body
(NA = 10
15 cm−3). The two phenomena can be described by Fermi-Dirac statistics. The position of the Fermi level is shown in
red. The probabilities of dopant ionization and interface-trap occupation depend on the position of the Fermi-level in the silicon
film with respect to EA and Et, respectively. In case EA bends under EF near the surface of one of the gates, an ionized layer of
dopants forms under the gate. Field-assisted ionization makes f(EA) ≈ 1 before inversion is reached. In the figure it is assumed
that the front and back gates are biased such that a flatband situation is created.
• Exponential temperature dependency of the intrinsic carrier concentration The intrinsic carrier concentra-
tion is given by ni =
√
NcNv exp [−Eg/(2kT )], which at 4.2 K leads to extremely small values lying outside
IEEE double-precision arithmetic, in the order of 10−650 cm−3 [27]. This is physically accurate since the
overlap of a Fermi-Dirac function at 4.2 K, lying at the intrinsic level (Fig. 4-b), and the density-of-states
in the conduction band becomes very small.
• Quantum confinement and quantum transport Quantum effects become more pronounced in FDSOI MOS-
FETs at cryogenic temperatures, since they are less obscured by thermal fluctuations when the quantized
energy is similar to the thermal energy [46].
3. Characterization
In this section, the following technological parameters are extracted from the cryogenic measurements: the
subthreshold swing (SS), slope factor (n), threshold voltage (Vth), transconductance in linear and saturation
(Gm,lin, Gm,sat), the on-state current (Ion), and the effective free-carrier (electron and hole) mobilities (µeff ).
3.1. Subthreshold swing, Threshold voltage, Transconductance, and On-state current
As illustrated in Fig. 5-a, for temperatures below≈ 160 K, the extracted average SS-values show an increasing
offset, ∆SS, from the thermal limit, UT ln 10, with UT , kT/q the thermal voltage. ∆SS reaches around
10 mV/dec at 4.2 K for long nMOS, since UT ln 10 predicts ≈ 0.8 mV/dec. The slope factors required to reach
such high SS-values are shown in Fig. 5-b (n = SS/(UT ln 10)). From this figure a hyperbolic temperature-
dependency of n is evident, which is not strongly dependent on geometry at cryogenic temperatures. The values
below 77 K in Fig. 5-a cannot be explained anymore by n0UT ln 10, where the slope-factor n0 is limited by two,
according to n0 = 1+Cdep/Cox. Here the depletion capacitance Cdep is smaller than the oxide capacitance Cox.
Furthermore, including the interface-trap capacitance, Cit = qNit, i.e. n0 = 1 + (Cdep + Cit)/Cox with Nit the
density-of-interface-traps per unit area, would lead to very high extracted values for Nit in the order of 10
13 cm−2
at 4.2 K [9, 42, 41], and 1017 cm−2 at 20 mK [20]. The latter is higher than the density of surface-states in silicon
(1015 cm−2). However, it should be emphasized that in this n0-formula the temperature-dependent occupation
of interface-traps is not taken into account (see Sec. 2.2). Reliable extraction of the interface-trap-density at
deep-cryogenic and millikelvin temperatures using the standard SS-formula is therefore questionable. Inclusion
of the interface-trap temperature dependency into the subthreshold swing theory of bulk MOSFET has been
shown to yield lower extracted Nit-values [27]. Similarly to the derivation for bulk MOSFET presented in [27],
by including f(Et) the temperature dependency of n ∝ 1/UT can be derived for the front-gate in FDSOI as well,
ignoring the coupling effects between front and back gates. This gives SS = n(T )UT ln 10 = n0UT ln 10 + ∆SS,
where n0 is the slope factor without interface traps, and ∆SS the subthreshold-swing offset as observed in
Fig. 5-a. ∆SS is given by (qNit/Cox) ln 10
[
gt/(1 + gt)
2
]
with Nit the density-of-interface-traps and gt the trap
degeneracy factor. Note that in this model, Nit does not become multiplied with UT , resulting in reasonable
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Figure 5: Characterization of a 28-nm FDSOI CMOS technology down to liquid-helium temperature (4.2 K), a) Subthreshold
swing SS, b) Slope factor (n = SS/(UT ln 10), c) Threshold voltage shift with respect to room temperature ∆Vth = Vth − Vth,300,
d) Transconductance in saturation, e) Transconductance in linear, f) Ratio of low-temperature over room-temperature on-state
current.
extracted values for Nit at cryogenic temperatures lower than found in [41, 42, 20]. The ∆SS-offset starts to
increase below ≈ 160 K since the subthreshold region happens when EF lies closer to Ec, where Nit is observed
to be higher already at 300 K (see also Fig. 4-b) [47].
The shift in threshold voltage at 4.2 K with respect to room temperature increases in the order of 0.1−0.3 V
(Fig. 5-c). Note that the largest Vth-increase is observed for pMOS, similarly to a 28-nm bulk process[29].
Furthermore, the maximum Gm,sat and Gm,lin (Figs.5d-e) improve down to 4.2 K, e.g. respectively × 3.4 (linear)
and × 1.8 (saturation) for nMOS W/L= 1 µm / 1µm. In Fig.5-f, Ion is extracted at |VGS | = 1 V. Note that
the actual trend of Ion with temperature is strongly dependent on the bias and the device-type. At a standard
supply voltage of 1 V, the on-state current increases with decreasing temperature for long nMOS (Fig. 1-a-c),
while it decreases for pMOS (Fig. 1-d-f). However, a cryogenic-temperature-induced mobility degradation has
not been extracted from measured CV characteristics on this device [17]. Therefore, in the next section, we take
a second look at the characterization of the free-carrier mobility in this technology at cryogenic temperatures.
3.2. Free-Carrier Mobility
In doped bulk silicon, the free-carrier mobility is expected to drop when transitioning below a certain
cryogenic temperature and Coulombic impurity scattering becomes dominant over phonon scattering, leading
to a typical bell-shaped mobility trend with respect to temperature[38, 5] This behavior can be different in
MOSFET devices when the channel is ballistic.
The free-carrier mobility in MOSFETs is usually extracted from dc measurements using the Y -function
approach [48, 49, 50], or from a combination of dc and capacitance measurements using the split-CV method.
For advanced CMOS technologies, the split-CV method can yield unreliable results due to the dominance of
extrinsic capacitances, and the Y -function has two effective slopes. Both methods are also used to characterize
advanced devices down to deep-cryogenic (< 10 K) temperatures [51, 52, 32, 17]. Dopant freeze-out and field-
assisted ionization may change the dependency of the scattering mechanisms on the gate voltage. Since in strong
inversion field-assisted ionization is complete, the underlying assumption of the Y -function approach, i.e., the
homographic gate-voltage dependent mobility law, µ = µ0/ [1 + θ(VGS − Vt)][48], can still provide an adequate
description of the mobility down to cryogenic temperatures. On the other hand, the split-CV method has to
deal with the unknown thermal behavior of the extrinsic capacitances, and requires deep-cryogenic cooling for
two types of measurements. Using CV measurements, a mobility degradation at cryogenic temperatures has
not been observed for long pMOS in this technology [17]. In the next subsection, we obtain the free-carrier
mobilities from dc measurements according to an approach recently developed by Jazaeri et al[30].
3.3. Free-Carrier Mobility Extraction using gds-function
The Jazaeri mobility-extraction method (gds-function) [30] does not assume any gate-voltage dependent
mobility law a priori. The method only assumes drift-diffusion transport in advanced field-effect transistors as a
6
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Figure 6: Free-carrier mobilities in a 28-nm FDSOI CMOS process extracted using the gds-function [30] and normalized to the
room-temperature mobility, a) nMOS 1µm/1µm down to 1.4 K, b) pMOS 1µm/1µm down to 1.4 K, and c) nMOS 1µm/28 nm
down to 4.2 K. A free-carrier mobility degradation induced by cryogenic temperatures is extracted on long pMOS starting from
around 77 K, and around 10 K in long nMOS. For the considered 28-nm process [17], the EOT is 1.55 nm for nMOS, and 1.7 nm
for pMOS with thin front-gate oxide [17].
starting point of the derivation [30]. Drift-diffusion transport has been shown to give an accurate representation
of the current down to 4.2 K, and the validity of the Boltzmann statistics has been demonstrated down to
millikelvin temperatures [28, 27]. Therefore, here we can extend this method to deep-cryogenic temperature
operation. In what follows, the method will be briefly derived for SOI technology.
Following the approach in [30], for two different operating points in the linear regime, drift-diffusion gives
ID1 = −(W/LG)µQm1VDS1, and ID2 = −(W/LG)µQm2VDS2, where Qm is the mean value of the local mobile
charge densities at source and drain, i.e., Qm , (QmS +QmD)/2, and it is assumed that µ is not as a function
of VDS for small VDS. Hence we can derive that
1
Qm2
∂Qm
∂VDS
≈
(
ID1 − ID2
VDS1 − VDS2
)
1
ID2
− ID1
ID2
1
VDS1
(2)
in a first approximation. The RHS of (2) can be obtained from dc measurements. Once ∂Qm/∂VDS is known,
the mobility can be extracted by merging (2) with the drift-diffusion expression for ID2 and eliminating the
mobility [30].
In strong inversion, Qm can be estimated as Qm = −CGG1(VGS1− VT1)−CGG2(VGS2− VT2), with CGG the
intrinsic gate capacitance per unit area. This expression is still valid down to deep-cryogenic temperatures since
(i) the Maxwell-Boltzmann approximation has been verified down to millikelvin temperatures [27], (ii) in the
inversion layer all the dopants are ionized due to field-assisted ionization [53, 28], and (iii) interface traps only
affect the DC current significantly in the subthreshold region, not in the inversion region [27, 28]. Therefore,
following [30]
∂Qm
∂VDS
=
CGG1 + CGG2
2
. (3)
With (2), we obtain
Qm2 ≈
(CGG1 + CGG2)ID2
2
(
ID1−ID2
VDS1−VDS2 − ID1VDS1
) (4)
Thus the mobility is given by
µ ≈ − 2LG
W (CGG1 + CGG2)VDS2
×
(
ID1 − ID2
VDS1 − VDS2 −
ID1
VDS1
)
= − 2LG
W (CGG1 + CGG2)
× 1
VDS1 − VDS2
(
ID1
VDS1
− ID2
VDS2
) (5)
Therefore, for FDSOI the formula remains the same but only the two gate capacitances have to be added.
To be very accurate, one would need to consider CGG(T ) as a function of temperature, but this would again
require CV measurements. However, in the CV characteristics of this technology down to 4.2 K only a change
in the threshold voltage has been observed, and not much change in the shape of Cgg [17, 54]. Therefore,
in strong inversion, we can determine an effective mobility, µeff , setting CGG1 = εSiO2/EOT = Cox and
CGG2 = CBOX = εSiO2/tBOX.. For this reason, in this work we will only investigate mobility-ratios with respect
to room temperature, and not the exact values of the mobility. To extract the mobility at a constant back-gate
voltage, it is allowed to take into account only the capacitance on the front-gate. This gives
µeff ≈ − 2LG
WCfront gate
∂gds
∂VDS
, (6)
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which is valid at small VDS (linear regime) and high VGS (strong inversion) [30]. Expression (6) is referred to
as the gds-function. According to this expression, the mobility is proportional to the curvature of the output
characteristics at small VDS at a given gate voltage and temperature. Note the minus sign, leading to a positive
mobility-value since ∂gds/∂VDS is negative. The derivative in (6) can be calculated from the measurements as
the difference in initial slopes using a back-difference method (gds,1 − gds,0)/(VDS1 − VDS0) (at small VDS). The
method is versatile since the free-carrier mobility can be obtained either from measured output characteristics
using (6), or from two linear transfer characteristics (5), depending on which low-temperature data is available.
Here we extract the mobility from the output characteristics which are available down to 1.4 K for the long
devices, shown in Fig.1-c and 1-f.
Figure 6 plots the ratio of the maximum effective mobility versus the room-temperature mobility for nMOS
1µm/1µm (Fig. 6-a), pMOS 1µm/1µm (Fig. 6-b), and nMOS 80 nm/46 nm (Fig. 6-c). A mobility degradation
is observed for the long devices, where the temperature with maximum mobility is shifted between nMOS
(≈10 K) and pMOS (≈77 K). No mobility degradation is observed on short nMOS down to 4.2 K.
4. Modeling
In this section, we model the low-temperature measurements (Sec. 2) using the design-oriented simplified
EKV model, focusing on the measurements that do not show any oscillations.
A detailed overview of this model is presented in[55, 56]. Its suitability for FDSOI processes has been
assessed at room temperature, including body-biasing [57]. The model is valid in saturation, expressing the
measured drain current in saturation in terms of an inversion coefficient, IC, given by IC , ID,sat/Ispec, where
the specific current, Ispec, is defined as Ispec , Ispec(W/L), and the ’specific-current-per-square’, Ispec, is a
parameter independent of dimensions given by 2nµCoxU
2
T . Many analog figure-of-merits can be expressed in
terms of this inversion coefficient, which separates the different regions of inversion as follows:
• IC < 0.1: weak inversion
• 0.1 < IC < 10: moderate inversion
• IC > 10: strong inversion.
The long-channel model is given by the following expression [55, 56]:
vp − vs = ln(
√
4IC + 1− 1) +√4IC + 1− (1 + ln 2), (7)
and the short-channel model by
IC =
4(q2s + qs)
2 + λc +
√
4(1 + λc) + λ2c(1 + 2qs)
2
,
vp − vs = ln qs + 2qs,
(8)
where vp , VP /UT is the normalized pinch-off voltage, qs , Qs/Qspec the normalized inversion charge at the
source (with Qspec , −2nUTCox), and vs , VS/UT the normalized source voltage. The velocity saturation
parameter, λc = Lsat/L, is the ratio of the channel in full velocity saturation (near the drain) over the total
length of the channel.
Starting from the measured drain current in saturation, the inversion coefficient is evaluated for each ID,sat
at a given gate voltage, using a specific model parameter Ispec. Depending on the length of the channel, we
proceed as follows:
4.1. Procedure long-channel
For each IC, the normalized pinch-off voltage vp is obtained from 7. At a given temperature, the gate
voltage follows from Vg = nUT vp + VT0, given specific n and VT0 model parameters. Initial guesses for these
model parameters can be obtained from the extracted threshold voltage and slope factors in Fig. 5.
4.2. Procedure short-channel
For each IC, the first expression in (8) is numerically solved for qs, given a specific Lsat. The vp-values are
derived from all qs using the second expression in (8), Similar to the long-channel model, the gate voltage then
follows from Vg = nUT vp + VT0, given specific n and VT0 model parameters.
Note that the long-channel model uses three model parameters (n, VT0, Ispec), while the short-channel
model uses four (n, VT0, Ispec, Lsat). By plotting ID,sat versus the obtained Vg, the model curves can be
validated with the measurements at each temperature, as will be illustrated in the next section.
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Figure 7: Modeling long FDSOI nMOS down to 4.2 K. Model parameters are given in Table 1.
Temperature [K] n VT0 [V] Ispec [nA]
4.2 13 0.605 55
36 2.1 0.6 105
77 1.4 0.585 195
110 1.21 0.57 235
160 1.16 0.55 395
210 1.1 0.525 515
300 1.07 0.485 835
Table 1: Model parameters for nMOS W/L =1µm/1µm at Vback =0 V and increasing temperatures, corresponding to Fig. 7
4.3. Comparison with measurements
Using the model over a wide temperature range (from 300 down to 4.2 K), the transfer characteristics, back-
gate sensitivity, and transconductance efficiency can be accurately modeled in long and short FDSOI devices.
Figures 7 to 9 show the modeled transfer characteristics in saturation at all considered temperatures down to
4.2 K at zero back-gate voltage for long nMOS (Fig. 7), long pMOS (Fig. 8), and short nMOS (Fig. 9). The
model parameters are shown in the tables below the figures. The strong increase in the n model-parameter
at deep-cryogenic temperatures corresponds to the interface-trapping process, as explained in Sec. 3. The VT0
model-parameter captures the change in the threshold voltage due to Fermi-Dirac scaling and incomplete ion-
ization, increasing in the order of 0.1 V. Note that the used values for n and VT0 correspond to the extracted
values in Fig. 5-b and 5-c. The Ispec model-parameter decreases over one order of magnitude from 300 down
to 4.2 K. For the short device, the Lsat-parameter decreases from 11 to 5 nm due to a reduction in the phonon
scattering, leading to a shorter part of the channel near the drain in velocity saturation. The lower impact
of velocity saturation at lower temperatures becomes clear also by plotting the normalized transconductance
efficiency, GmnUT /ID, versus the inversion coefficient at 300, 77, and 4.2 K, shown in Fig. 10. Using the same
parameters for n, Ispec, and Lsat as in Fig. 9, good agreement is obtained between the modeled and measured
transconductance efficiency at 300, 77, and 4.2 K. Fig. 10 verifies that the Gm/ID design-methodology[58] re-
mains valid for a 28 nm FDSOI technology down to 4.2 K, extending therefore its universality to advanced bulk
and FDSOI CMOS operating at extremely-low temperatures. Furthermore, as illustrated in Figures 11 and 12,
changing the VT0 model parameter allows to capture the effect of the back-gate at 4.2 K for long (11) and short
devices. The n model parameter tends to increase with increasing absolute values of the back-gate voltage in
both long and short devices, accounting for a change in SS induced by the back gate. The Lsat model parameter
maintains the same value (5 nm at 4.2 K) for different back-gate voltages, showing that the velocity saturation
is not influenced by the back gate.
5. Conclusion
A 28-nm Fully-Depleted SOI CMOS process is characterized and modeled from room temperature down
to liquid-helium temperature (4.2 K). Output characteristics and free-carrier mobilities are presented down to
1.4 K. The design-oriented simplified EKV model can accurately predict the impact of the temperature reduction
on the transfer characteristics, back-gate sensitivity, and transconductance efficiency of 28-nm devices using four
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Figure 8: Modeling long FDSOI pMOS down to 4.2 K. Model parameters are given in Table 2.
Temperature [K] n VT0 [V] Ispec [nA]
4.2 23 0.84 42
36 3.07 0.825 65
77 1.82 0.76 75
110 1.46 0.73 105
160 1.25 0.695 125
210 1.11 0.65 135
300 1.1 0.6 235
Table 2: Model parameters for pMOS W/L =1µm/1µm at Vback =0 V and increasing temperatures, corresponding to Fig. 8.
parameters: the slope factor n, threshold voltage VT0, specific current Ispec, and saturation length Lsat. A new
method is proposed to extract the free-carrier mobility-trends versus temperature in SOI technology from dc
measurements. This method does not require CV measurements and can hence be used to extract the mobility-
trend also on short-narrow advanced CMOS devices where parasitic capacitances can dominate. Using this
method, a degradation in the free-carrier mobility is observed at cryogenic temperatures in long nMOS and
pMOS, and an increase in a short 46-nm nMOS.
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